



Semiconductor devices and technology

Prof. Dr. Margit Zacharias



Lecture overview



- 1: Introduction & hist. overview
- 2: Silicon crystal growth
- 3: Oxidation of Silicon
- 4: Lithography
- 5: Advanced Lithography
- 6: Wet Etching
- 7: Dry Etching
- 8: Doping & Diffusion
- 9: Ion Implantation
- 10: Epitaxy & CVD
- 11: PECVD & ALD
- 12: Metal-Gate Processes
- 13: Wafer Cleaning
- 14: CMOS Processing
- 15: Packaging/Outlook

- 16: Introduction devices
- 17: Crystal structure
- 18: Energy Bands and Conductivity
- 19: pn junctions
- 20: MOSFET
- 21: LEDs
- 22: Solar Cells
- 23: Lasers
- 24: Photodetectors

Silicon technology - overview



An integrated circuit has now 10⁶ transistors and related connections and interconnections which are produced on the surface of single crystalline wafers based on a number of process steps.

Si wafers have now the size of up to 12 inch (~30 cm, the size of a "pizza")

Complex systems are reliably build, with high cost efficiency (process cost per wafer the same, but functionality increases, smaller line width...)

At the same time 100 copies or more of the circuits are built up.

Why silicon become the most significant semiconducting material?

- Low cost material (27% of the earth is Silicon)
- High quality surface oxide
- Easy to produce oxide films

Silicon technology - overview





4

Semiconductor devices and technologies



Silicon technology - overview



Production of poly (polycrystalline) silicon

Wafer production



Growth of single crystals



Wafer slicing



Surface finishing: Lapping and polishing



Semiconductor structuring

Silicon technology - overview





2. Silicon crystal growth

Prof. Dr. Margit Zacharias, IMTEK, Nanotechnology

Semiconductor devices and technologies

Silicon technology - overview



Semiconductor microstructuring



Wafer prober & Die slicing (single bare chips)

Chip packaging processes



Electronic connections & contacts: Die bonding & wire bonding

Die (dies, dices)- bare Die - bare chip



Mounting, packaging

Si crystal growth



Parameter (ultra pure single crystalline silicon wafers):

- diameter:
- wafer thickness :
- doping elements:

100 mm (4 inch) – 300 mm (12 inch)

0.4 - 1 mm

B, Al, In, Ga: P. As, Sb:

p-type doping (holes as majority) n-type doping (electrons as majority)

Physical parameter for Si:

- electrons: • mobility: holes:
- density:
- melting point:
- dielectric constant E_{si}:

ca. 1250 cm²/Vs ca. 490 cm²/Vs 2.33 g/cm³ 1423°C 11.8



Semiconductor devices and technologies

From Quarzite (sand) to pure Silicon





SiO₂ or SiOH + 2 C \rightarrow Si + 2 CO (+H₂) results in liquid silicon and in "metallurgical grade silicon" (MGS), 98% Si

Purification of the MGS





Purification of Metallurgical Grade Silicon (MSG) with SiHCl₃



Fractional distillation



(1) vaporization (separation in the 'Low Boiler', $T = 31^{\circ}C$): Separation of liquid components by vaporization of SiHCl₃ (Trichlorsilan processing)

boiling point: BCI_3 (12°C), SiH_2CI_2 (8°C)

(2) step-down distillation ('High Boiler', $T = 33^{\circ}C$): Condensation of SiHCl₃

boiling point:	FeCl ₂ , NiCl ₂	metallic, solid		
	WCl ₆	347°C	TiCl ₄	136°C
	InCl ₃	300°C	AsCl ₃	132°C
	SbCl ₃	283°C	GeCl ₄	83°C
	GaCl ₃	203°C	PCl ₃	76°C
	AICI ₃	188°C	CCl ₄	76°C
	SiHCl ₃	32°C		

→ only SiHCl₃ evaporates, all others condensate



Summary: Si purification



(1) Reaction at 1500°C:

SiO₂ or SiOH + 2 C → Si + 2 CO (+H₂)
Sand or quarzite → liquid silicon
(2) Reaction at 300°C:
Si + 3 HCI → SiHCl₃+H₂
gaseous, boiling point 31.8°C
high purity SiHCl₃ is delivered by distillation contamination < 10⁻⁹
(3) Reverse Trichlorsilan Processing at 1000°C:

SiHCl₃+H₂ ----> Si + 3 HCl

extraction of poly crystalline silicon rods (undoped)

Reduction of gaseous SiHCl₃ to solid silicon and gaseous HCl

 \rightarrow undoped, high purity polycrystalline silicon

12

Semiconductor devices and technologies

Reverse Trichlorsilan Processing







Poly silicon Rod

Reduction of gaseous SiHCl₃ to solid silicon and gaseous HCI at 1000°C

2. Silicon crystal growth

Prof. Dr. Margit Zacharias, IMTEK, Nanotechnology

Semiconductor devices and technologies

Czochralski Growth of Silicon



Czochralski fab



2. Silicon crystal growth



- melt & seed before crystallization
- beginning of the crystallization (increasingly diameter)
- growth with constant diameter

\rightarrow oxygen rich silicon

Standard process for Si wafer production, "cheap" and reliable



Float zone Silicon





2. Silicon crystal growth

Processing the ingots





Processing the ingots



• Wafer grinding (lapping):

Aluminum oxide + Glycerin, reduction of 20-50 µm of the wafer surface flatness +/- 2 µm



Wafer edge rounding:

better handling, hinders a splitting of future films



Etching, polishing



• Etching the wafer surface:

Etching of 20 μ m Silicon in a solution of nitric acid ((HNO₃)), hydrofluoric acid (HF) and acetic acid (CH₃COOH)

 \rightarrow To take away lattice damage and saw marks

• Polishing of the wafer surface:

NaOH + H_2O + SiO₂- Polish (10nm) (use of silicic acids)

CMP: Chemical-Mechanical Polish done repeatedly with intermediate cleaning/rinsing with DI water

 \rightarrow Takes away about 5 µm



3 steps

SC1 solution: ammonia (NH_3) , hydrogen

peroxide (H_2O_2) & ultra pure water (DI)

- removes all organics from surface

HF dip: removes oxides and metal

oxide layer on top of the Si wafer

Cleaning, rinsing, drying

Cleaning:

contaminations

(1)

(2)

(3)

 Rinse, drying: Wet stations which allow the typical process like coating, etching, developing, cleaning, temperature controlled developing/rinsing/drying

SC2 solution: hydrochloric acid (HCI) and

hydrogen peroxide (H_2O_2) grows a very pure









Clean room processes





Dirt on a neck chain after one day of use

Hair compared to structures on chip

Xerox paper

Clean room paper



2. Silicon crystal growth

Clean room classification (US Federal Standard 209d)



